Figure 6.48: Clock cycles 4 and 5 of the instruction sequence in the example on page 485 with a load replacing sub.
Chapter 6: Enhancing Performance with Pipelining
- 58 of 88