Figure 6.47: Clock cycles 2 and 3 of the instruction sequence in the example on page 485 with a load replacing sub.

Figure 6.47: Clock cycles 2 and 3 of the instruction sequence in the example on page 485 with a load replacing sub.

Chapter 6: Enhancing Performance with Pipelining - 57 of 88