Figure 6.49: Clock cycles 6 and 7 of the instruction sequence in the example on page 485 with a load replacing sub.
Chapter 6: Enhancing Performance with Pipelining
- 59 of 88