Figure 8.9: Many machines use a single backplane bus for both processor-memory and I/O traffic.
Chapter 8: Interfacing Processors and Peripherals
- 19 of 29