Figure 7.5: A direct mapped cache with eight entries showing the addresses of memory words between 0 and 31 that map to the same cache locations.