Figure 7.27: The possible combinations of events in the TLB, virtual memory system, and cache.
Chapter 7: Large and Fast: Exploiting Memory Hierarchy
- 57 of 67
