Figure 7.19: The implementation of a four-way set-associative cache requires four comparators and a 4-to-1 multiplexor.
Chapter 7: Large and Fast: Exploiting Memory Hierarchy
- 37 of 67
