Figure 6.32: Clock cycles 3 and 4.
Chapter 6: Enhancing Performance with Pipelining
- 40 of 88